Points: 500

Tags: fpga lattice rev hardware verilog 

Poll rating:

It seems like there is a UART echoserver design running on a Lattice FPGA. The UART bus runs 8N1 at a rate of 100 clocks per symbol. Can you reverse it and find out what secret it holds?

Writeups

ActionRatingAuthor team
Read writeup
5.0
DiceGang
You need to authenticate and join a team to post writeups