Short form (link for full writeup):

* Yao's Garbled Circuit is used. It is not regenerated between multiple inputs.
* Dump garbled tables with a debugger.
* Obtain input keys for each bit for value 0 and 1.
* Parse the supplied verilog file and set inputs to each gate such that the circuit outputs true.